

ABSTRACT OF THE DISCLOSURE

A boundary scan cell in a semiconductor memory device (memory core) is provided corresponding to each terminal for performing a boundary scan test. A test controller and a read/write control circuit cause the
5 boundary scan cell to latch input write data in a late write operation, until a next write cycle of the write cycle at which the write data was input from the terminal.